Senior ASIC Design Engineer

NVIDIA·Santa Clara, California, United States·posted 6d ago · last seen 14m ago

Track this application

Get Started Free

Match score against your CV

Get Started Free

Tailor your resume to this job

Get Started Free

About interviewing at NVIDIA

Recruiter screen, a technical screen mixing resume deep-dive with live coding, a hiring-manager conversation, then a panel of three to five 45–60 minute rounds: coding, systems design under hardware constraints, a domain deep-dive, and behavioral. Highly team-specific — you interview directly with the team — with C++ depth expected almost universally and decisions sometimes taking five-plus weeks after the panel.

Read the full NVIDIA interview process →

Description

NVIDIA is looking for an outstanding Senior ASIC Design Engineer to build and implement leading SoCs and GPUs. This role offers a chance to create real impact in a dynamic, tech-driven company. The products range from consumer graphics to self-driving cars and the fast-growing field of artificial intelligence. Our team consists of outstanding people worldwide, working to push the boundaries of what is possible today and define the future of computing.

What you’ll be doing:

  • As a key member of our design team, you will be responsible for the micro-architecture and build implementation of GPU memory systems units such as caches, coherency, complex pipelines, arbiters, or interconnect networks.

  • Micro-architect features to meet area, performance, and power requirements.

  • Deliver a fully verified build by working closely with verification engineers.

  • Deliver a synthesis/timing clean build to ensure a routable and physically implementable design.

  • Collaborate with architects, verification engineers, software engineers, and physical build engineers to accomplish your goals.

What we need to see:

  • Bachelor's or Master’s Degree in Electrical Engineering or Computer Engineering, or equivalent experience.

  • 8+ years of experience delivering design/RTL for complex IPs from inception through tapeout.  

  • Prior experience building arbiters, shared buffers, virtual channels, interconnection routing policies/deadlock avoidance,.

  • Highly proficient in logic design, Verilog, and/or System-Verilog, with a solid understanding of Computer Architecture.

  • A deep understanding of ASIC flow including RTL, verification, logic synthesis, timing analysis, ECO..

  • Proficiency in developing/using AI workflows and/or autonomous agents for design methodologies.

  • Strong interpersonal and communication skills to collaborate across teams.

  • Good debugging and analytical skills.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until August 14, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

More engineering roles at NVIDIA