ASIC Engineer, Design

Meta·Sunnyvale, California, United States | Austin, Texas, United States·posted 18d ago · last seen 42m ago

Track this application

Get Started Free

Match score against your CV

Get Started Free

Tailor your resume to this job

Get Started Free

About interviewing at Meta

Recruiter screen, a technical screen (60-minute asynchronous challenge or paired live coding), a short culture-fit questionnaire, then a virtual onsite of about four rounds: fast-paced coding with multiple problems per round, system design scoped to level, a lighter behavioral, and an AI-enabled coding round assessing how you work with a coding assistant.

Read the full Meta interview process →

Description

About

Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning, graphics, display, and network acceleration. You will collaborate with world-class researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.

Responsibilities

  • Develop micro-architecture, RTL coding, and design verification for complex IPs.
  • Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration.
  • Assist performance/power analysis of the design and help meet power and performance targets.
  • Collaborate with adjacent teams such as Verification, Physical Design, and Design-for-Test.
  • Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads.

Minimum Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume
  • Experience in digital design Microarchitecture, RTL coding, SoC integration and micro-architecture development
  • Demonstrated communication and collaboration skills Master’s or PhD degree in Electrical Engineering, Computer Science or related areas
  • Experience in CPU, NOC, Memory, Die-to-die and Peripheral Subsystems
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Experienced in managing SOC-level boot flow, Silicon Debug architectures and PLL/sequencing clocks and resets within SOC architectures

More engineering roles at Meta